NeroReflex/mesa
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

vc4: Add support for enabling early Z discards.

Browse source 
This is the same basic logic from the original Broadcom driver.
This commit is contained in:
Eric Anholt 2014-12-15 15:11:07 -08:00
parent c6e8d2c659
commit 3f6b008168
1 changed files with 18 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

18
src/gallium/drivers/vc4/vc4_state.c
View file

@ -186,12 +186,30 @@ vc4_create_depth_stencil_alpha_state(struct pipe_context *pctx,
so->base = *cso;
/* We always keep the early Z state correct, since a later state using
* early Z may want it.
*/
so->config_bits[2] |= VC4_CONFIG_BITS_EARLY_Z_UPDATE;
if (cso->depth.enabled) {
if (cso->depth.writemask) {
so->config_bits[1] |= VC4_CONFIG_BITS_Z_UPDATE;
}
so->config_bits[1] |= (cso->depth.func <<
VC4_CONFIG_BITS_DEPTH_FUNC_SHIFT);
/* We only handle early Z in the < direction because otherwise
* we'd have to runtime guess which direction to set in the
* render config.
*/
if ((cso->depth.func == PIPE_FUNC_LESS ||
cso->depth.func == PIPE_FUNC_LEQUAL) &&
(!cso->stencil[0].enabled ||
(cso->stencil[0].zfail_op == PIPE_STENCIL_OP_KEEP &&
(!cso->stencil[1].enabled ||
cso->stencil[1].zfail_op == PIPE_STENCIL_OP_KEEP)))) {
so->config_bits[2] |= VC4_CONFIG_BITS_EARLY_Z;
}
} else {
so->config_bits[1] |= (PIPE_FUNC_ALWAYS <<
VC4_CONFIG_BITS_DEPTH_FUNC_SHIFT);