intel: Drop some author comments and update Faith's name
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22120>
This commit is contained in:
parent
cf1da3ef40
commit
789992b7c9
6 changed files with 4 additions and 11 deletions
|
|
@ -63,7 +63,7 @@ format, each 2x2 subspan coming out of a shader will land entirely within one
|
|||
cache-line pair.
|
||||
|
||||
What is the correspondence between bits and cache-line pairs? The best model I
|
||||
(Jason) know of is to consider the CCS as having a 1-bit color format for
|
||||
(Faith) know of is to consider the CCS as having a 1-bit color format for
|
||||
fast-clears and a 2-bit format for color compression and a special tiling
|
||||
format. The CCS tiling formats operate on a 1 or 2-bit granularity rather than
|
||||
the byte granularity of most tiling formats.
|
||||
|
|
|
|||
|
|
@ -3,7 +3,7 @@ Intel Surface Layout (ISL)
|
|||
|
||||
The Intel Surface Layout library (**ISL**) is a subproject in Mesa for doing
|
||||
surface layout calculations for Intel graphics drivers. It was originally
|
||||
written by Chad Versace and is now maintained by Jason Ekstrand and Nanley
|
||||
written by Lina Versace and is now maintained by Faith Ekstrand and Nanley
|
||||
Chery.
|
||||
|
||||
.. toctree::
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue